Parallel ILP System for Super Linear Speed Up
نویسندگان
چکیده
In our study, we improve our Parallel Inductive Logic Programming (ILP) System to enable super linear speedup. This improvement redesigns several features of our ILP learning system and our parallel mechanism. The redesigned ILP learning system searches and gathers all rules that have the same evaluation in the learning. The redesigned parallel mechanism adds a communication protocol for sharing the evaluation of found rules. We can thus realize super linear speedup.
منابع مشابه
A New ILP Model for Identical Parallel-Machine Scheduling with Family Setup Times Minimizing the Total Weighted Flow Time by a Genetic Algorithm
This paper presents a novel, integer-linear programming (ILP) model for an identical parallel-machine scheduling problem with family setup times that minimizes the total weighted flow time (TWFT). Some researchers have addressed parallel-machine scheduling problems in the literature over the last three decades. However, the existing studies have been limited to the research of independent jobs,...
متن کاملStatic Task Allocation in Distributed Systems Using Parallel Genetic Algorithm
Over the past two decades, PC speeds have increased from a few instructions per second to several million instructions per second. The tremendous speed of today's networks as well as the increasing need for high-performance systems has made researchers interested in parallel and distributed computing. The rapid growth of distributed systems has led to a variety of problems. Task allocation is a...
متن کاملImproving Query Throughput and Response Time for Dense Retrieval Models using Parallel Processing
Information retrieval systems have stringent operational requirements, which are met using distributed replication and partitioning. In addition, we can use dimensionality reduction to create indices in dense matrix format which can be processed more effectively on multiscalar processors and alleviate synonymy and polysemy. In another development, much of todays server hardware is equipped with...
متن کاملInstruction-Set Synthesis for Reactive Real-Time Processors: An ILP Formulation
Today’s design methodologies for application-specific instruction-set processors (ASIPs) focus on the datadominated domain characterized by computationintensive applications such as digital signal processing. There is, however, a lack of methods for controldominated domains such as network-protocol processing. These domains are characterized by branchintensive applications with fine-grained tim...
متن کاملA Parallel Implementation of Genetic Programming That Achieves Super-linear Performance
This paper describes the successful parallel implementation of genetic programming on a network of processing nodes using the transputer architecture. With this approach, researchers of genetic algorithms and genetic programming can acquire computing power that is intermediate between the power of currently available workstations and that of supercomputers at intermediate cost. This approach is...
متن کامل